ddcpuid ~master (2021-06-24T23:44:07.5621418)
Dub
Repo
Virtualization.apivc
ddcpuid
CPUINFO
Virtualization
(AMD) APICv. Intel's is available via a MSR.
struct
Virtualization
bool
apivc
;
Meta
Source
See Implementation
ddcpuid
CPUINFO
Virtualization
unions
__anonymous
variables
apivc
available
hv_base_feat_apic_access_msrs
hv_base_feat_basic_synic_msrs
hv_base_feat_debug_msrs
hv_base_feat_guest_idle_state_msr
hv_base_feat_hypercall_msrs
hv_base_feat_part_ref_tsc_msr
hv_base_feat_part_time_ref_count_msr
hv_base_feat_stat_pages_msr
hv_base_feat_stimer_msrs
hv_base_feat_timer_freq_msrs
hv_base_feat_virt_sys_reset_msr
hv_base_feat_vp_id_msr
hv_base_feat_vp_runtime_msr
hv_guest_build
hv_guest_major
hv_guest_minor
hv_guest_opensource
hv_guest_os
hv_guest_service
hv_guest_vendor_id
hv_hint_deprecate_auto_eoi
hv_hint_dma_remapping
hv_hint_ex_proc_masks_interface
hv_hint_hypercall_for_process_switch
hv_hint_hypercall_for_tlb_flush
hv_hint_hypercall_for_tlb_shootdown
hv_hint_int_for_mbec_syscalls
hv_hint_interrupt_remapping
hv_hint_msr_for_apic_access
hv_hint_msr_for_sys_reset
hv_hint_nested_enlightened_vmcs_interface
hv_hint_nested_hyperv
hv_hint_relax_time_checks
hv_hint_synth_cluster_ipi_hypercall
hv_hint_x2apic_msrs
hv_host_feat_avic
hv_host_feat_dma_prot_in_use
hv_host_feat_dma_remapping
hv_host_feat_hpet_requested
hv_host_feat_interrupt_remapping
hv_host_feat_mem_patrol_scrubber
hv_host_feat_msr_bitmap
hv_host_feat_nested_paging
hv_host_feat_perf_counter
hv_host_feat_stimer_volatile
hv_misc_feat_debug_msrs
hv_misc_feat_disable_hypervisor
hv_misc_feat_ext_gva_range_for_flush_va_list
hv_misc_feat_guest_crash_msrs
hv_misc_feat_guest_debugging
hv_misc_feat_guest_idle_state
hv_misc_feat_hypercall_msr_lock
hv_misc_feat_hypercall_output_xmm
hv_misc_feat_hypervisor_sleep_state
hv_misc_feat_inject_synmc_xcpt
hv_misc_feat_mwait
hv_misc_feat_npiep1
hv_misc_feat_pcpu_dyn_part_event
hv_misc_feat_perf_mon
hv_misc_feat_query_numa_distance
hv_misc_feat_sint_polling_mode
hv_misc_feat_timer_freq
hv_misc_feat_use_direct_synth_msrs
hv_misc_feat_xmm_hypercall_input
hv_part_flags_access_memory_pool
hv_part_flags_access_part_id
hv_part_flags_access_stats
hv_part_flags_access_vp_regs
hv_part_flags_access_vsm
hv_part_flags_adjust_msg_buffers
hv_part_flags_connect_port
hv_part_flags_cpu_mgmt
hv_part_flags_cpu_profiler
hv_part_flags_create_part
hv_part_flags_create_port
hv_part_flags_debugging
hv_part_flags_expanded_stack_walk
hv_part_flags_extended_hypercalls
hv_part_flags_post_msgs
hv_part_flags_signal_events
hv_part_flags_start_vp
hv_pm_hpet_reqd_for_c3
hv_pm_max_cpu_power_state_c0
hv_pm_max_cpu_power_state_c1
hv_pm_max_cpu_power_state_c2
hv_pm_max_cpu_power_state_c3
kvm_feature_async_pf
kvm_feature_async_pf_vmexit
kvm_feature_clocksource
kvm_feature_clocksource2
kvm_feature_clocsource_stable_bit
kvm_feature_mmu_op
kvm_feature_nop_io_delay
kvm_feature_pv_eoi
kvm_feature_pv_poll_control
kvm_feature_pv_sched_yield
kvm_feature_pv_send_ipi
kvm_feature_pv_tlb_flush
kvm_feature_pv_unhault
kvm_feature_steal_time
kvm_hint_realtime
vbox_apic_freq_khz
vbox_tsc_freq_khz
vendor_id
version_
vme
(AMD) APICv. Intel's is available via a MSR.